

### pyMIC: A Python\* Offload Module for the Intel® Xeon Phi<sup>™</sup> Coprocessor

**Michael Klemm** Software and Services Group Intel Corporation Jussi Enkovaara HPC Support CSC Finland

\* Some names and brands may be claimed as the property of others.

### Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2014 Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

# Python in HPC

- Python has gained a lot of interest throughout the HPC community (and others):
  - IPython
  - Numpy / SciPy
  - Pandas
- Intel® Xeon Phi<sup>™</sup> Coprocessor is an interesting target to speed-up processing of Python codes


## The pyMIC Offload Infrastructure

- Design principles (pyMIC's 4 "K"s)
  - Keep usage simple
  - Keep the API slim
  - Keep the code fast
  - Keep control in a programmer's hand
- pyMIC facts
  - 650 lines of C/C++ code; Intel® LEO for interfacing with MPSS
  - 450 lines of Python code for the main API

# **High-Level Overview**

- Intel® LEO: low-level device interaction
  - Transfer of shared libraries
  - Data transfers
  - Code invocation
- C/C++ extension module
  - Low-level device management
  - Interaction with LEO
- Slim Python API to hide implementation details
- Library with internal device kernels





### Key Data Structures

offload\_device

- Interaction with devices
- Loading of shared libraries
- Invocation of kernel functions
- Buffer management
  SOFTWARE AND SERVICES

#### offload\_array

- numpy.ndarray container
- Device buffers
- Transfer management
- Simple kernels and operators (zeros, +, \*)

## Example dgemm: The Host Side...

- Get a device handle (numbered from 0 to n-1)
- Load native code as a sharedobject library
- Use bind to create an offload buffer for host data
- Invoke kernel function and pass actual arguments
- Update host data from the device buffer

```
SOFTWARE AND SERVICES
```

```
import pvMIC as mic
import numpy as np
device = mic.devices[0]
device.load library("libdgemm.so")
m,n,k = 4096,4096,4096
alpha = 1.0
beta = 0.0
np.random.seed(10)
a = np.random.random(m*k).reshape((m, k))
b = np.random.random(k*n).reshape((k, n))
c = np.zeros((m, n))
offl a = device.bind(a)
offl b = device.bind(b)
offl c = device.bind(c)
device.invoke kernel("dgemm kernel",
                     offl a, offl b, offl c,
                     m, n, k, alpha, beta)
offl c.update host()
```

### Example dgemm: The Target Side

 Retrieve array pointer by casting argptr to target type

• Retrieve scalar arguments by casting and dereferencing

Invoke (native) dgemm kernel


```
#include <pymic_kernel.h>
```

```
#include <mkl.h>
```

```
PYMIC_KERNEL
void dgemm_kernel(int argc, uintptr_t argptr[], size_t sizes[]) {
    double *A = (double*) argptr[0];
    double *B = (double*) argptr[1];
    double *C = (double*) argptr[2];
```

```
int m = *(long int*) argptr[3];
int n = *(long int*) argptr[4];
int k = *(long int*) argptr[5];
double alpha = *(double*) argptr[6];
double beta = *(double*) argptr[7];
```

### The Offload Protocol



## Buffer Management: Buffer Creation

}

```
class offload device:
 def bind(self, array, update device=True):
    if not isinstance(array, np.ndarray):
      raise ValueError("...")
    # construct a new offload array
    ass = offload array(array.shape, array.dtype,
                        order)
    ass.array = array
    if update device:
      # allocate & copv
      self. copy to target(ass.array)
    else:
      # only allocate
      self._buffer_allocate(ass.array)
```

```
return ass
```

```
void buffer allocate(int device, char* data,
                     size t size) {
   uintptr t host ptr = (uintptr t) data;
   uintptr_t dev = 0;
#pragma offload target(mic:device) \
      out(dev ptr) \
      nocopy(data:length(size) \
             align(64) alloc if(1) free if(0))
        dev ptr = (uintptr t) data;
   buffers[device][host ptr] = dev ptr;
```

## Buffer Management: Data Transfer

```
class offload device:
  def buffer update on target(self,
                                  *arrays):
    if len(arrays) == 0:
      raise
         ValueError("no argument")
    if type(arrays[0]) == tuple:
      \operatorname{arrays} = \operatorname{arrays}[0]
    for array in arrays:
      nbytes = int(array.nbytes)
      pymic impl buffer update on target(
        self.map dev id(), array, nbytes)
    return None
```

```
void buffer update on target(int device,
                              char* data,
                              size t size)
{
    uintptr t host ptr =
        reinterpret cast<uintptr t>(data);
#pragma offload target(mic:device) \
        in(data:length(size) \
          align(64)
          alloc if(0) free if(0))
        // do nothing
```

## Example: Singular Value Decomposition

- Treat picture as 2D matrix
- Decompose matrix:  $M=U\times\Sigma\times V^{T}$
- Ignore some singular values
- Effectively compresses images



### Example: Singular Value Decomposition

#### Host code

import numpy as np import pyMIC as mic from PIL import Image

```
def reconstruct_image(U, sigma, V):
    reconstructed = U * sigma * V
    image = Image.fromarray(reconstructed)
    return image
```

#### SOFTWARE AND SERVICES


```
Host code, cont'd
```

```
def reconstruct image dgemm(U, sigma, V):
    offl tmp
               = device.empty((U.shape[0], U.shape[1]),
                              dtvpe=float, update host=False)
    offl res
               = device.empty((U.shape[0], V.shape[1]),
                              dtype=float, update host=False)
   offl U
             = device.bind(U)
   offl sigma = device.bind(sigma)
   offl V = device.bind(V)
   alpha, beta = 1.0, 0.0
    m, k, n = U.shape[0], U.shape[1], sigma.shape[1]
    device.invoke kernel("dgemm kernel",
                        offl U, offl sigma, offl tmp,
                        m, n, k, alpha, beta)
    m, k, n = offl_tmp.shape[0], offl_tmp.shape[1], V.shape[1]
    device.invoke kernel("dgemm kernel",
                        offl tmp, offl V, offl res,
                        m, n, k, alpha, beta)
    image = Image.fromarray(offl res.update host().array)
    return image
```

### Integration with GPAW

- GPAW is an open source software package for various quantum mechanical simulations at atomic scale
  - http://wiki.fysik.dtu.dk/gpaw
  - Few hundred users all over the world
- Implemented as a combination of Python and C
  - High-level algorithms in Python
  - Computational kernels in C (or in libraries)
  - Massively parallelized (with MPI)
  - Key operation: matrix-matrix multiplication

## Integration with GPAW



- Control the flow of large data (NumPy arrays) in Python level
- Offload heavy computations to coprocessor

## Integration in GPAW

```
from gpaw.grid_descriptor
    import GridDescriptor

gpts = (64, 64, 64)
nbands = 512
cell = (8.23, 8.23, 8.23)
gd = GridDescriptor(gpts, cell)
```

psit\_nG = gd.zeros(nbands, mic=True)
vt\_G = gd.zeros(mic=True)
# Initialize psit\_nG and vt\_G
htpsit\_nG = gd.zeros(nbands, mic=True)

```
for n in range(nbands):
    htpsit_nG[n] = vt_G * psit_nG[n]
```

```
H_nn = gd.integrate(psit_nG, htpsit_ng)
```

#### SOFTWARE AND SERVICES


```
import pyMIC as mic
```

. . .

```
device = mic.devices[0]
```


```
array = self._new_array(n, dtype)
if mic:
    return device.bind(array)
else:
    return array
```

#### Performance: Bandwidth of Data Transfers



Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests are measured using specific computer systems, components, software, operations, and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. System configuration: Intel S2600G2 server with two Intel Xeon <u>F5-2697/v</u> 12-core processors at 2.7 GHz (64 GB DDR3 with 1867 MHz), Red Had Enterprise Linux 6.5 (kernel version 2.6.32-358.6.2) and Intel C660 (OH, one Intel Xeon Phi 7120P coprocessor (C0 stepping, GDDR5 with 3.6 GT/sec, driver v3.3-1, flash image/micro OS 2.1.02 0900, and Intel Composer XE 140.3.174 (For more complete information visit http://www.intel.com/nerformance

### Performance: dgemm



#### matrix size

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests are measured using specific computer systems, components, software, operations, and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. System configuration: Intel S2600G2 server with two Intel Xeon E5-2697/9 12-core processors at 2.7 GHz (64 GB DDR3 with 1867 MHz), Red Had Enterprise Linux 6.5 (kernel version 2.6.32-358.6.2) and The C600 OH, one Intel Xeon Phi 7120P coprocessor (C0 stepping, GDDR5 with 3.6 GT/sec, driver v3.3-1, flash image/micro OS 2.1.02-09007 and Intel Composer XE 14.0.3.174 For more complete information visit http://www intel.com/performance.

#### Performance: GPAW integrate and rotate

	integrate			rotate		
Matrix size	Xeon	Xeon Phi	S	Xeon	Xeon Phi	S
n=256, G=48 <sup>3</sup>	0.10	0.11	0.91x	0.10	0.04	2.50x
n=256, G=64 <sup>3</sup>	0.25	0.25	1.00x	0.26	0.10	2.60x
n=256, G=86 <sup>3</sup>	0.61	0.55	1.11x	0.55	0.17	3.24x
n=256, G=96 <sup>3</sup>	0.78	0.79	0.99x	1.59	0.31	5.13x
n=512, G=48 <sup>3</sup>	0.30	0.12	2.50x	0.35	0.11	3.18x
n=512, G=64 <sup>3</sup>	0.74	0.27	2.74x	0.91	0.28	3.25x
n=512, G=86 <sup>3</sup>	1.75	0.57	3.07x	1.89	0.50	3.70x
n=512, G=96 <sup>3</sup>	2.53	0.97	2.61x	6.28	0.92	6.83x

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests are measured using specific computer systems, components, software, operations, and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. System configuration: Intel S2600GZ server with two Intel Xeon E5-2697V2 12-core processors at 2.7 GHz (64 GB DDR3 with 1867 MHz), Red Had Enterprise Linux 6.5 (kernel version 2.6.32-358.6.2) and Intel Composer XE 140.3.174. For more complete information visit http://www.intel.com/performance.

# Summary & Future Work

- pyMIC
  - A slim, easy-to-use offload interface for Python
  - Native kernels on the target devices
  - Almost negligible extra overhead for Python integration
- Future versions will likely bring:
  - Offloading of full Python code
  - Asynchronous offloading and data transfers
- Download pyMIC at <u>https://github.com/01org/pyMIC</u>.
- Mailinglist at <u>https://lists.01.org/mailman/listinfo/pymic</u>

